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1

Introduction

This document describes an implementation of a symbolic simulator/debugger for the
Systolic/Cellular Array Processor (SCAP), which is currently being built a t Hughes
Research Laboratories. The SCAP system is a parallel computer with 256 identical
processing elements (PEs) connected using a mesh interconnection network in a 16 x 16
grid. Each P E features a two-bus internal architecture, with seven functional units,
and four I/O ports used to communicate with its four neighboring PEs. All functional
units operate on 32-bit fixed point data. The reader is refered t o [Przytula,88] for a
detailed description of SCAP's architecture, data representation format, and machine
level operation of the system.
The construction of a symbolic simulatorJdebugger for the SCAP system was
motivated by the need to run, test and debug some assembly language programs
that were being developed in the General Robotics and Active Sensory Perception
(GRASP) Laboratory here at the University of Pennsylvania. The Laboratory is
expecting a delivery of the actual computer some time this year. However, we felt
that availability of a simulator/debugger prior to the actual delivery of the system
would increase the utilization of the harware, once installed.
The scope of the simulator/debugger project included (1) an implementation of
a simulator, that corresponds as closely as possible t o the operation of the actual
hardware, (2) a loader module to load user data into memory prior to program execution, and (3) an easy-to-use basic user interface, allowing the user to trace the
execution of the program, single-step through the code, examine all relevant portions
of the system, and make references to the symbolic information in the source program (e.g., symbolic labels, processor mask names, etc). The current implementation
meets all aspects of the above objectives. It does not, however, strive for a sophisticated visual interface with the user. Therefore, no graphics front end interaction
has been implemented. This would be a useful extension to the system, should the
simulator/debugger be used more than currently anticipated.
The SCAP simulatorJdebugger (hereforth refered to as sim) described in this document is designed to operate in conjunction with the corresponding SCAP assembler
(ass),

developed by Hartholtz [Hartholtz,88]. The reader is encouraged to refer to

[Hartholz,88] for a description of the SCAP assembly language syntax, facilities, and

features.
Simulating the execution of a given SCAP assembly language program is therefore
a two stage process. The program is first assembled using ass, producing a file
containing non-relocatable absolute object code and the symbol table information
[Hartholz,88]. This file plus a file containing the data to be operated on are then
passed as arguments to sim. The details of the data file format as well as user
interaction with the system are described below.
This document is intended as a brief user's guide for s i m . To illustrate some of
sim's features, I have added a couple of appendices at the end of this document,
showing an actual interaction with the system. Appendix A shows an assembly language source program and the corresponding data file, while Appendix B contains the
transcript of a sirn session, performing a simulation of the program on the given data.
Note that the program has been written to exhibit a wide variety of instructions for
testing and demonstrational purposes, and is n o t intended to compute any particular
useful function.

2
2.1

Description of the System

General

NAME
sirn - SCAP symbolic simulator/debugger

SYNOPSIS
sirn [ -w ] codefile datafile

DESCRIPTION
sirn is a symbolic simulator/debugger for the Systolic/Cellular Array Processor
currently being designed and built at Hughes Research Laboratories.
codefile is a binary file containing non-relocatable object code, produced by

running ass on a SCAP assembly language source program. codefile also
contains symbol information about the original source program.
datafile is an ascii text file containing the data to be manipulated by the

program stored in codefile. See Section 2.3 for a detailed description of the
datafile format.

The following option is recognized by sim:

-w Enable the reporting of run-time warnings. Most of the warnings, which are
suppressed by default, are concerned with alerting the user to the potentially
undesirable side effects of inter-processor 1/0 (see [Przytula,88]).
s i m operates by reading codefile and datafile and initializing its internal data structures corresponding to the Instruction Memory (also refred to as Program Memory)
and Data Memory accordingly. Information about the symbols defined in the original
source program is also obtained from codefile and appropriate internal symbol tables
are constructed. s i m then enters a prompt-execute loop where the user is repeatedly prompted for commands, which are in turn parsed, interpreted, and executed
by the simulator. Various self-explanatory error and warning diagnostics at both the
command and execution levels are issued when appropriate.

2.2

User interface in sirn

Upon invoking sim, the simulator displays a message indicating that loading has been
completed and prints the size (in machine instructions) of the loaded program. It then
displays the prompt 'sim>' and awaits a user command. The following commands
are recognized by sim:

? or help
Print a summary of all available commands.

run or cont
Run the program or resume execution after a breakpoint. Execution continues until one of the following conditions becomes true:
a fatal run-time error has occured in one of the active processors (e.g.,
multiplication overflow)
a breakpoint has been encountered, or
the end of the program has been reached.

Execute the next j instructions. If the specification of j is absent, a step
of one instruction is assumed. Termination conditions are equivalent to the
ones in the case of run or cont above.
PC

Show the contents of the program counter (pc). The program counter is
displayed in hexadecimal, octal, and decimal formats.

readaddr
Show the contents of the read-address counter. This value will be used as
the source address during the next memory read (i.e., shift north/south with
memory read).

writ eaddr
Show the contents of write-address counter. This value will be used as the
destination address during the next memory write (i.e., shift north/south
with memory write).

Show the contents of the Program Queue (pfifo). The list of Program Memory
addresses comprising the queue are displayed along with the status of the
queue (empty/full/ok) .

wfifo
Show the contents of the Write Queue (wfifo). The list of Data Memory
addresses comprising the queue are displayed along with the status of the
queue (empty/full/ok) .

rfifo
Show the contents of the Read Queue (rfifo). The list of Data Memory
addresses comprising the queue are displayed along with the status of the
queue (empty/full/ok) .

Show the contents of the processor in row i and column j . The default format
is to display the contents of the processor's registers and ports as real values
(format = %19.16f). If the - f option is specified, then the registers and ports
are printed as the hexadecimal equivalent of the 32 bit fixed point internal
representation of data (format = %8x). The first format lends itself to a more
natural inspection by the user, but contains small roundoff errors incurred
by the conversion. Conversely, the hexadecimal format corresponds exactly
to the internal data representation, but is difficult to interpret. See Section
2.5 for a detailed description of the processor display format.

proglen
Display the length of the program. The length is given in the number of machine instructions and is printed in hexadecimal, octal, and decimal format.

memory i [ j l [ f I
Display rows i through j of Data Memory. If the specification of j is absent,
only the row i is displayed. Each row is preceded by a decimal address of
the row. The default format is to print the 16 elements of the row as real
values (format = %13.10f), 4 per line. If the - f option is specified, the
elements are printed as hexadecimal equivalents of the internal fixed point
data representation (format = %8x), 8 per line. In either format, printing of
identical rows is suppressed.

instr i [ j ]
Display rows i through j of Program Memory. If the specification of j is
absent, only the instruction at address i is displayed. Instructions are disassembled and printed in symbolic notation, closely resembling that of the
assembly language syntax. Some departures were necessary because certain
assembly language instructions translate into more than one machine instruction ( e . g . , inter-processor I/O instructions). See Section 2.4 for more detail.

m a s k label
Display the mask with the symbolic name label. A simple graphical representation of the processor array is printed and the enabled processors are

marked with "x" .

sysfld code
Decode the hexadecimal system field code code. The names of the eight
system signals are given and the asserted signals are marked with "X".

dump
Produce a system dump in file "core.dumpV. Data Memory, Program Memory, Read, Write, and Program Queues (fifo's), as well as the contents of
all 256 processors are written out to a text file for later inspection. Default
printing formats are used for the Data and Program Memory.

break [ label ]
Set a breakpoint at the symbolic label label. Only one breakpoint can be set
at a given label. A total of 20 breakpoints can be active in the system at any
given time. If no label argument is given, all currently active breakpoints are
listed.

unbreak label
Remove a breakpoint at the symbolic label label.

exit or quit
Exit the simulator.

2.3

Data file format

All data in the SCAP system is organized into named data queues of fixed size. Each
queue is composed of a non-zero number of rows of data. The system distinguishes
between three different kinds of data queues

-

ascending, descending, and constant

queues [Przytula,88]. Ascending queues grow towards higher Data Memory addresses,
descending queues grow toward lower Data Memory addresses, and constant queues
are comprised of a single row of data.
The simulator obtains the information about the sizes and types of all data queues
defined in the original source program from the object code symbol tables. However,

in order for the loader (i.e., the first stage of the simulator) to be able to correctly
load data into Data Memory, the user must list the data queues in the data file
(datafile) in the same order in which the corresponding type/size definitions appear
in the original source program. Each queue must be listed as a sequence of real values
in the range (-2.0, +2.0) and it is the user's responsibility to ensure that the sizes of
the given data queues agree with those specified in the queue definitions in the source
program. All queues should be listed from head to tail, regardless of the type of the
queue. The loader phase of the simulator will account for a particular type of a data
queue and load the data in the correct memory locations.
In the absence of any information about the exact placement of the queues in
the Data Memory (only the sizes of the queues are known), the simulator assumes
that data is to be loaded into Data Memory starting at address 0. Therefore, all
input data is loaded into the top portion of the memory and extends as far down
(towards higher addresses) as necessary. This convention may change in response to
a possible future change in the way data queues are declared in the source program
-

if the syntax of ass is modified to allow the programmer to explicitly specify where

in memory particular queues should be located, then the simulator's loader (as well
as the actual loader) can be modified to account for that.

2.4

Disassembly conventions

In this section I will briefly present the mnemonics used in the symbolic disassembly,
employed by sim to display instructions stored in the Program Memory. A typical
disassembled instruction appears as follows:

pc

sel

mask

sysfld

e x t e r n a l (phl/ph2)

i n t e r n a l (phl/ph2)

i/o

i/o

src

dst

src

dst

......................................................................
0024 R/C OFOFFOFO

OOFF

NOP

CSUM2A NOP

NOP

CSUM2A NOP

NOP

B7

NOP

B7

ADD2

ADD2

where the first four fields (from left to right) correspond to

1. the decimal value of the program counter associated with the instruction,
2. mask type indicator (R/C = row/column; D = diagonal),

3. hexadecimal encoding of the mask (see [Hartholz,88]) - use mask command
(Section 2.2) to decode,

4. hexadecimal encoding of the system field bits (see [Przytula,88])

- use

sysfld

command (Section 2.2) to decode
The remaining fields encode both phases of the actual instruction. The top line
corresponds to Phase 1 and the second line to Phase 2 of the instruction cycle. Moreover (as is suggested by the header), the first three of these fields refer to the external
processors (column 1 of the processor array), whereas the second triple of fields refers
to the internal processors (columns 2 through 16).
As mentioned above, the mnemonics used in disassembly have been chosen to
correspond as closely as possible to the ones used in the assembly language. An
important exception are the mnemonics for inter-processor I/O, because a single line
of assembly language code expands into two or three (depending on the type of I/O)
machine level instructions (see [Przytula,88]). There are a few other minor exceptions.
However, all of the additional mnemonics, not present at the assembly language level,
are easy to identify and interpret, and a detailed description of the differences will
therefore be omitted in this document. Instead, a complete list of the mnemonics,
as used by sim, is given below. For convenience, the mnemonics have been grouped
into functional categories.

1. registers: (src or dst)

... AB7
A0 ... A7
BO ... B7

ABO

:

registers accessible from both buses

:

registers accessible from bus A

:

registers accessible from bus B

2. I/O ports: (src or dst)
to/from East port over bus A, North port over bus B

E:N

:

N:E

: to/from North port over bus

S:W

:

W:S

:

A, East port over bus B
to/from South port over bus A, West port over bus B
to/from West port over bus A, South port over bus B

3. functional unit output registers: (src only)

SUMlA

: sum from Adderl accessible from bus A

CSUMlB

:

1's compl. of sum from Adderl accessible from bus B

SUM2B

:

sum from Adder2 accessible from bus B

CSUM2A

:

1's compl. of sum from Adder2 accessible from bus B

QUOTA
HIGHA

:

quotient of the Divider unit accessible from bus A

:

maximum output of Sorter unit accessible from bus A

LOWB

:

minimum output of Sorter unit accessible from bus B

SFTA&B : outputs of the Shifter unit (accessed together only)
4. Arithmetic operation codes:

ADD2

:

addition in Adder2

ADDD

:

addition in both Adderl and Adder2

MULTFl

:

multiplication in Multiplierl , first stage

MULTSl

: multiplication in Multiplierl , second stage

MULTF2

:

MULTS2
DIVS

: multiplication in Multiplier2, second st age
:

division with inputs coming from the Shifter unit

DIV

:

division with inputs coming from the buses

SORT

: sort/comparison in the Sorter unit

SHIFT

:

multiplication in Multiplier2, first stage

shift/normalization in the Shifter unit

5. I/O operation codes:

SWL-IN

: receive low-order word from South and West neighbors

SWH-IN

: receive high-order word from South and West neighbors

NEL-IN

:

receive low-order word from North and East neighbors

NEHJN

:

receive high-order word from North and East neighbors

SWL-OUT

:

send low-order word to South and West neighbors

SWH-OUT
NEL-OUT

:

send high-order word to South and West neighbors

:

send low-order word to North and East neighbors

NEH-OUT : send high-order word to North and East neighbors
SWH&NEL : receive high-order word from South and West neighbors,
and send low-order word to North and East neighbors
:

receive high-order word from North and East neighbors,
and send low-order word to South and West neighbors

2.5

Processor display format

As mentioned in Section 2.2, the contents of a processor's 1 / 0 ports and/or general
purpose registers can be displayed in two different formats

-

fixed point format

(unsigned long) and floating point format (double). An example of a floating point
format processor information display (taken from Appendix B) is shown below.
+-----------------------------------------------------------------------------

I
1 W.in
I W .out
I

+

N.in = 0.0199999995529652 N.out = 0.0000000000000000
I
0.0000000000000000
E.in = -0.0000000009313226 1
= -0.0000000009313226
E.out = 0.0000000000000000 1
S.in = 0.0000000000000000 S.out = -0.0299999993294477
I
=

+-----------------------------------------------------------------------------

+

I ABO: 0.0199999995529652 AO: 0.0199999995529652 BO: 0.0199999995529652 1
I AB1: 0.0000000000000000 A1: 0.0399999991059303 B1: 0.0399999991059303 1
1 AB2: 0.0000000000000000 A2: 1.2799999713897700 B2: 0.6399999856948850 1
I AB3: 0.0799999982118606 A3: 0.0000000000000000 B3: 0.0000000000000000 1
1 AB4: 0.0000000000000000 A4: 0.0000000000000000 B4: 0.0031999992206693 1
I AB5: 0.0000000000000000 A5: 0.0000000000000000 B5: 0.0000000000000000 1
I AB6: 0.0000000000000000 A6: 0.0000000000000000 B6: 0.0000000000000000 1
1 AB7: 0.0000000000000000 A7: 0.0000000000000000 B7: 0.9999999999999996 1
+--------------------------------------+--------------------------------------

I Adderl:

+

(dyn. clock = -1) 1 Multiplierl:
(dyn. clock = - 1 I
SUMlA =
0.0399999991059303 1
PAR-PROD & CARY : inaccessible
I
CSUMlB =
-0.0400000000372529 1
ready =
y (mul-clock = -1) I
+--------------------------------------+-------------------------------------+
1 Adder2:
(dyn. clock =
4) 1 Multiplier2:
(dyn. clock =
4) 1
I CSUM2A =
-0.0032000001519918 1
PAR-PROD & CARY : inaccessible
I
I SUM2B =
0.0031999992206693 1
ready =
y (mul-clock = -1) I
+--------------------------------------+-------------------------------------+
I Divider:
(dyn. clock = -1) I Shifter:
(dyn. clock = - 1 I
I QUOTA =
0.0000000000000000 1
SHIFTA =
1.2799999713897700 1
I ready =
y (div-clock = -1) I
SHIFTB =
0.6399999856948850 1
+--------------------------------------+-------------------------------------+
I Sorter:
(dyn. clock = -1) I row ........................... 0002 1
I HIGHA =
0.0000000000000000 1 column . . . . . . . . . . . . . . . . . . . . . . . . 0016 1
I LOWB =
0.0000000000000000 1 enabled? . . . . . . . . . . . . . . . . . . . . . . yes I
+--------------------------------------+-------------------------------------+

1
I

The topmost box gives the contents of the processor's I/O port registers. The
values of both input and output registers (32 bits) for each of the processor's four ports
are shown (see [Przytula,88] for a discussion of P E architecture). Following the listing

of the general purpose register contents, the template shows the current status of the
seven functional units of the given processor. All functional unit output registers
(their names appear capitalized in the template) are dynamic registers, which means
that the information they store becomes unreliable after 5 clock cycles. Therefore,
each functional unit has an associated dynamic clock, which shows the number of
cycles remaining until the expiration of the register contents. The value of -1 denotes
an expired clock.
Because division and multiplication are multi-cycle operations, two additional
global system clocks are maintained by sim - mul-clock and div-clock. Following
the loading of the operands, the SCAP system requires 4 cycles to perform a multiplication, and 9 cycles to perform a division. Therefore, the two clocks are set to 4
and 9, respectively, in the cycle in which the corresponding operation was initiated.
When the operation has completed, i.e., when the corresponding clock has expired,
the results become available in the dynamic output registers, the r e a d y flags are set
to y (yes), and the corresponding dynamic clocks are set to 5 .
As decribed in [Przytula,88], the two multiplier units of the SCAP system produce
partial products and cary values, rather than final products. For each multiplier, the
two partial results (stored in dynamic registers PAR-PROD and C ARY, respectively),
must then be added together to yield the final product. Note that PAR-PROD and
CARY are not connected to the buses and thus can not be accessed by the user
directly. The reader will notice that the boxes in the above template corresponding to
the multiplier units do not give the contents of the PARPROD and GARY registers.
This is due to the fact that sim simulates multiplication as a monolithic operation,
and therefore computes the final product directly, without producing intermediate
partial product and cary values. However, this in no way compromises the correctness
or usefulness of the simulator, as the SCAP hardware provides no way for the user to
access and use these intermediate results. Moreover, all timing information concerning
availability and maturity of the result as given by sim is consistent with the actual
hardware behavior.

A final note to the user

-

sim updates all clocks at the beginning of each cy-

cle. The clock values displayed at any given point during program execution (i.e.,
simulation) will therefore be updated in the upcoming cycle before the corresponding
instruction is executed.

3

Discussion and Suggested Improvements

As of this writing, a couple of fixes to sim are still pending due to the prerequisite
corrections/modifications that need to be done to the corresponding assembler. The
most important of these concerns the loading stage of the simulator. With the current
format of the assembler symbol tables, the simulator can not load descending data
queues correctly, because the sizes of the queues are not given as part of the symbol
table information. This should be fixed shortly.
Data is represented internally as unsigned long 32-bit integer data (see [Przytula,88] for a description of the format). All inter-processor I/O, intra-processor
data movements, and even some of the functional units (e.g., shifter) work with this
format. Only when data is passed to arithmetic functional units, such as adders,
multipliers, the divider, or the sorter, the representation changes and the data is converted to floating point format (double). The current conversion scheme effects the
conversion of an unsigned long (representing 32-bit fixed point format) into a floating
point format by casting the unsigned long into a double and scaling the result by

2-30. The reverse conversion is analogous. Each such format conversion introduces a
slight error, and therefore the error compounds as successive arithmetic computations
perform futher conversions. An initial error in data representation is introduced by
the conversions at loading time, where real values are read from datafile and stored
internally as fixed point unsigned longs. Whereas we can clearly not escape some
inaccuracies in the presence of multiple representations of data, we may be able to
improve on the present scheme.
The current implementation of the simulator (i.e., loader) assumes that scaling of
the data into the appropriate range (-2.0, +2.0) has been done by the user and so the
data appearing in datafile are expected to be in the correct range. Loader warnings
are issued if this is not the case, and zeroes are loaded in place of out-of-range values.
Whereas this assumption may seem limiting, it also gives the user greater flexibility in
choosing her own scaling factor, which minimizes the loss of precision due to scaling
for the particular application. The optimal scaling factor for an application which uses
a relatively narrow numerical range of data will be different than that corresponding
to an application where a very broad range of data and/or results is expected.
As mentioned above, all data is loaded into the top portion of the Data Memory.

The current syntax of the assembly language enables the user to specify a set of
data queues, their types, and their sizes. However, the user is not given the option
of specifying the starting addresses of where these data queues should appear in
memory. Consequently, the data is loaded into Data Memory sequentially, starting
at address 0. Should a future extension to the assembler modify the queue declaration
mechanism (and reflect the additional information in the object code symbol tables),
the simulator's loader could be easily adapted to accomodate this new information.
In Section 2.5 we noted that multiplication in s i m is handled differently from the
actual hardware multiplication. The first stage of the multiplication operation on
SCAP hardware produces the partial product and the cary, which are then added
in the second stage t o give the final result. sim, on the other hand (for reasons of
simplicity) computes the final product already in the first stage and simulates the
second stage of multiplication as a simple "move" to the appropriate adder output
registers, rather than an "add" of the partial product and the cary. As mentioned,
this has no effect on the correctness of the results and is completely transparent to the
user, as the partial product (PAR-PROD) and cary (CARY) dynamic registers are
not accessible from the buses and thus can not be manipulated by the user. However,
in keeping with the goal of faithfully adhering to the architecture and workings of the
actual machine, this should perhaps be changed, so that multiplication in s i m in fact
mimics SCAP's two-stage multiplication process exactly.
Finally, due to the size and internal complexity of the simulator/debugger system, the system has been only marginally tested. A reasonable stabilizing period of
continued usage, testing, and debugging is to be expected.

4

Some Implement ational Details

The simulator/debugger is implemented entirely in C and is currently running on a
VAX-111785 under Ultrix V2.0-1. The source code occupies 230 Kbytes of storage

(E 7,000 source lines of code), and the optimized object code takes up 66 Kbytes of
storage.
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